10629672\_CLSTITLES.txt
Titles of Most Frequently Occurring Classifications of Patents Returned
From A Search of 10629672 on November 03, 2005

365/201 (15 OR, 13 XR) Class 365 : STATIC INFORMATION STORAGE AND RETRIEVAL 365/189.01 READ/WRITE CIRCUIT 365/201 .Testing (0 OR, 10 XR) 10 714/718 714: ERROR DETECTION/CORRECTION AND FAULT Class DETECTION/RECOVERY PULSE OR DATA ERROR HANDLING 714/718 .Memory testing (2 OR, 5 XR)
365 : STATIC INFORMATION STORAGE AND RETRIEVAL 365/185.23 Class FLOATING GATE 365/185.01 365/185.18 .Particular biasing ..Drive circuitry (e.g., word line driver) 365/185.23 365/200 (5 OR, 2 XR) 365 : STATIC INFORMATION STORAGE AND RETRIEVAL Class 365/189.01 365/200 READ/WRITE CIRCUIT .Bad bit 365/230.03 (0 OR, 6 XR)365 : STATIC INFORMATION STORAGE AND RETRIEVAL Class 365/230.01 **ADDRESSING** 365/230.03 .Plural blocks or banks 365/230.06 (2 OR, 4 XR) 365 : STATIC INFORMATION STORAGE AND RETRIEVAL Class 365/230.01 **ADDRESSING** 365/230.06 .Particular decoder or driver circuit 365/203 (1 OR, 4 XR) 365 : STATIC INFORMATION STORAGE AND RETRIEVAL Class 365/189.01 365/203 READ/WRITE CIRCUIT . Precharge (2 OR, 3 XR) 714/719 714 : ERROR DETECTION/CORRECTION AND FAULT Class DETECTION/RECOVERY 714/699 PULSE OR DATA ERROR HANDLING 714/718 .Memory testing
..Read-in with read-out and compare 714/719 (0 or, 4 xr)
365 : STATIC INFORMATION STORAGE AND RETRIEVAL 365/189.04 Class 365/189.01 READ/WRITE CIRCUIT 365/189.04 .Simultaneous operations (e.g., read/write) 365/189.05 (0 OR, 4 XR)365 : STATIC INFORMATION STORAGE AND RETRIEVAL Class 365/189.01 READ/WRITE CIRCUIT
.Having particular data buffer or latch 365/189.05 (1 OR, 2 XR) 365 : STATIC INFORMATION STORAGE AND RETRIEVAL 365/185.04 Class 365/185.01 FLOATING GATE 365/185.04 .Data security

```
10629672_CLSTITLES.txt
                 (0 or, 3 XR)
365 : STATIC INFORMATION STORAGE AND RETRIEVAL
   365/185.2
        Class
         365/185.01
                        FLOATING GATE
         365/185.18
                        .Particular biasing
         365/185.2
                         ..Reference signal (e.g., dummy cell)
  365/189.07
                  (0 \text{ OR}, 3 \text{ XR})
         class
                 365 : STATIC INFORMATION STORAGE AND RETRIEVAL
         365/189.01
                        READ/WRITE CIRCUIT
         365/189.07
                        .Including signal comparison
  365/210
                   (0 \text{ or}, 3 \text{ XR})
                 365:
                         STATIC INFORMATION STORAGE AND RETRIEVAL
         Class
         365/189.01
                        READ/WRITE CIRCUIT
         365/206
                        .Noise suppression
         365/207
                        ..Differential sensing
         365/209
                        ... Magnetic
         365/210
                        ....Reference or dummy element
3
   365/233
                  (2 OR, 1 XR)
                 365 : STATIC INFORMATION STORAGE AND RETRIEVAL
        Class
         365/230.01
                        ADDRESSING
        365/233
                        .Sync/clocking
  714/720
                   (0 \text{ OR}, 3 \text{ XR})
        Class
                 714 :
                        ERROR DETECTION/CORRECTION AND FAULT
                          DETECTION/RECOVERY
        714/699
                        PULSE OR DATA ERROR HANDLING
                        .Memory testing
..Read-in_with read-out and compare
        714/718
        714/719
        714/720
                        ... Special test pattern (e.g., checkerboard,
                           walking ones)
                  (0 OR, 2 XR)
65 : STATIC INFORMATION STORAGE AND RETRIEVAL
  365/185.21
                 365 :
        Class
        365/185.01
                        .Particular biasing
        365/185.18
        365/185.2
                        ..Reference signal (e.g., dummy cell)
        365/185.21
                        ...Sensing circuitry (e.g., current mirror)
   365/189.01
                 (0 OR, 2 XR)
365 : STATIC INFORMATION STORAGE AND RETRIEVAL
        class
        365/189.01
                        READ/WRITE CIRCUIT
   365/189.03
                  (0 \text{ OR}, 2 \text{ XR})
        Class
                 365 : STATIC INFORMATION STORAGE AND RETRIEVAL
        365/189.01
365/189.03
                        READ/WRITE CIRCUIT
                        .Plural use of terminal
   365/189.08
                  (0 \text{ OR}, 2 \text{ XR})
                 365:
        Class
                         STATIC INFORMATION STORAGE AND RETRIEVAL
        365/189.01
                        READ/WRITE CIRCUIT
        365/189.08
                        .Including specified plural element logic
                           arrangement
   365/230.08
                  (0 OR, 2 XR)
        Class
                 365 :
                         STATIC INFORMATION STORAGE AND RETRIEVAL
        365/230.01
                        ADDRESSING
        365/230.08
                        .Including particular address buffer or latch
                           circuit arrangement
  365/238.5
                  (1 \text{ OR}, 1 \text{ XR})
        Class
                 365 : STATIC INFORMATION STORAGE AND RETRIEVAL
```

```
10629672_CLSTITLES.txt
         365/230.01
                         ADDRESSING
         365/238.5
                         .Byte or page addressing
2
  714/731
                   (1 OR, 1 XR)
                  714 : ERROR DETECTION/CORRECTION AND FAULT
         Class
                           DETECTION/RECOVERY
         714/699
                         PULSE OR DATA ERROR HANDLING
         714/724
                         .Digital logic testing
         714/726
                         ...Scan path testing (e.g., level sensitive scan
                         design (LSSD))
...Clock or synchronization
         714/731
2 714/736
                   (1 \text{ OR}, 1 \text{ XR})
         class
                  714 :
                          ERROR DETECTION/CORRECTION AND FAULT
                           DETECTION/RECOVERY
         714/699
714/724
                         PULSE OR DATA ERROR HANDLING
                         .Digital logic testing
                         ..Device response compared to expected
         714/736
                             fault-free response
2 714/743
                   (1 OR, 1 XR)
         class
                          ERROR DETECTION/CORRECTION AND FAULT
                           DETECTION/RECOVERY
                         PULSE OR DATA ERROR HANDLING .Digital logic testing
         714/699
         714/724
714/738
714/743
                         ..Including test pattern generator
                         ...Addressing
  714/744
                   (1 OR, 1 XR)
                          ERROR DETECTION/CORRECTION AND FAULT
         Class
                           DETECTION/RECOVERY
         714/699
                         PULSE OR DATA ERROR HANDLING
         714/724
714/738
714/744
                         .Digital logic testing
                         ...Including test pattern generator ...Clock or synchronization
```

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
E	178	test mode controller\$1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 12:54
L2	150	test mode setting signal	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 12:55
L4	89574	mode register set signal or (MRS)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 12:55
L5	760613	TMS	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 12:55
L6	760749	I5 or I2	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 12:56
L7	64222	address signal\$1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 12:56
L8	6138	I4 and I6	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 12:56
L9	182	17 and 18	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 12:56

L10	1	I1 and I9	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 12:57
131	116	test mode decoder\$1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 12:58
L12	616	upper address bit\$1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 12:58
L13	496	lower address bit\$1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 12:58
L14	5	test mode item\$1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 12:59
L15	2	test mode item selecting	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:02
L16	2	l14 and l15	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:00
L17	2	l11 and (l12 or l13)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:00

L18	2	116 and 117	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:00
L19	1	118 and 19	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:00
L20	5	l14 or l15	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:00
L21	294	l11 or l9	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:01
L22	2	l21 and (l14 or l15)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:02
L23	2003	test mode select\$3	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:03
L24	1	I22 and I23	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:03
L25	68	I21 and I23	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:04

L26	68	l25 and (l12 or l13 or l4 or l6 or l14 or l11)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT;	ADJ	ON	2005/11/03 13:07
L27	1	predetermined test mode item group	IBM_TDB  US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT;	ADJ	ON	2005/11/03 13:08
L28	2910	pull-up same output terminal\$1	US-PGPUB; US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:08
L29	1785	pull-down same output terminal\$1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM TDB	ADJ	ON	2005/11/03 13:10
L30	1	l16 and (l27 or l28)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:10
L32	1	I26 and (I27 or I28)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:10
L33	42461	pull-down or pull-up	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:10
L34	22	I33 and I26	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:10

L35	11268	714/724 or 714/718 or 365/201 or 365/241 or 365/189.11	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:19
L36	24315	address decoder\$1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:21
L37	3733401	(controller\$1 or selector\$1 or voter\$1 or switch or MU or multiplex\$3 or decision circuit\$1or majority decision)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:23
L38	11410	714/797 or l35	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:24
L39	17693	136 and 137	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:24
L40	2	I39 and I34	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:24
L41	22	137 and 134	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 14:08
L42		I38 and I41	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2005/11/03 13:25